Introduction
In cryptography, encryption [1] is the process of transforming information (referred to as plain text) using an algorithm, called a cipher to make it unreadable to anyone except those possessing special knowledge, usually referred to as a key [1, 2] . The result of the process is encrypted information, in cryptography, referred to as cipher text. The reverse process, i.e., to make the encrypted information readable again, is referred to as decryption. Encryption is also used to protect data in transit, for example data being transferred via networks. The examples of such networks are internet, mobile, wireless microphones, wireless intercom, Bluetooth devices, E-Commerce and bank automatic teller machines. There have been numerous reports of data in transit being intercepted in recent years. Encrypting data in transit also helps to secure it as it is often difficult to physically secure all access to networks. With the wireless communications coming to homes and offices, the need to have secure data transmission is of utmost importance. Today, it is important that information is sent confidentially over the network without fear of hackers or unauthorized access to it. This makes security implementation in networks a crucial demand. Symmetric Encryption Cores provide data protection via the use of secret key only known to the encryption and decryption ends of the communication path. A hardware system design is proposed to improve its performance. The proposed architecture achieved with three stage pipeline technique an increased encryption throughput as compared to related work. By exploiting modern features in Field Programmable Gate Arrays (FPGA), which allow the modeling of a System-on-Programmable-Chip (SoPC).
II. Mode Of Operation
There are many variance of cipher, where different techniques are used to strengthen the security of the system. The most common methods are ECB (Electronic Code Book), CBC (Chain Block Chaining Mode) and OFB (Output Feedback Mode). There are many other modes like CTR (Counter Mode), CFB (Cipher Feedback Mode). The key size is a very important aspect to secure the data, long key size means the data is more secured. Encryption algorithms are very important for cryptography with an approach of key management because there are different algorithms that offer different degree of security based on key size. There are couples of encryption and decryption algorithms which are already proposed. A comparison of these techniques shows the various cryptographic techniques and their features on the basis of type, key size, and block size. It can be seen that from this comparison table that TACIT encryption technique has a unique independent approach by having a new key distribution system along with mathematical foundation [8] . The main advantage of TACIT logic is that, it can processes "N" bits blocks and "N" bits key size. This approach may be good if the block size is less than the key size. The algorithm may be implemented in any languages, which support Unicode system facility like VHDL, Verilog HDL, Java, C#, System C, .Net, etc. One of the main categorization methods for encryption technique commonly used is based on the form of input data they operate on. The two types are Stream and Block Cipher.
• Block Cipher: In this method, data is encrypted and decrypted if data is in forms of blocks. In its simplest mode, the plain text is divided into blocks which are then fed to cipher system to produce blocks of cipher text.
• Stream Cipher: Stream Cipher functions on a stream of data by operating on it by bits. It consists of two major components: a key stream generator and mixing function. Mixing function is usually just an XOR function, while key stream generator is the main unit in stream cipher encryption technique.
III. TACIT Encryption Algorithm
The Encryption [44] of the data at transmitting end includes the following steps. The TACIT encryption logic [21] for data communication between two nodes of NoC is presented with the help of following algorithm. The flow chart of the algorithm is shown in figure 1.
Step 1: Text file content is read and position of the character is shuffled by using initial permutation approach using key value.
Step 2: Read the character from the text file corresponding to the text and get the ASCII value of that character.
Step 3: Perform XOR operation with the specific n-bit key value.
Step 4: A secure tacit logic has been introduced (i.e. n^k xor k^k along with some specific operations; where n is the value computed from step 3).
Step 5: Convert the value into binary one.
Step 6: Perform reverse operation on the binary string.
Fig.1 Encryption logic
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IV. Tacit Decryption Algorithm:
The Decryption [44] of the data at receiving end includes the following steps. The TACIT Decryption logic for data communication between two nodes of NoC is presented with the help of following algorithm. The flow chart of the algorithm is shown in figure 2.
Step 1: Read the first character from the cipher text and get the corresponding decimal value of it.
Step 2: The corresponding binary value is evaluated and make the reverse of it.
Step 3: Inverse of the tacit logic is applied.
Step 4: Perform XOR with n-bit key value.
Step 5: The character corresponds to it is determined.
Step 6: Now reshuffling is done using key value.
Step 7: Repeat the steps (1 to 6) till the end.
Fig.2 Encryption logic
Xilinx [7] [8] has been a semiconductor industry leader at the forefront of technology, market and business achievement. It is a tool to design the IC and to view their RTL (Register Transfer Logic) schematic .It is a tool to test the code on FPGA environment and we can get the all parameters details required to implement the Chip.
V. Tools Used
The details of the tools are given below.  Model SimEE 10.1 b student edition of Mentor Graphics Company Mentor Graphics [9] was the first to combine single kernel simulator (SKS) technology with a unified debug environment for Verilog HDL, VHDL, and System C. The simulation and synthesis combination of industry-leading and native SKS performance with the best integrated debug and analysis environment make Modelsim the simulator of choice for both ASIC and FPGA design. The design platform and standards support in the industry make it easy to adopt in the majority of process and tool flows.
VI. Simulation Results
RTL view of the chip is a top view representation depicting its pins details and input/ output logic. The possible inputs and outputs used in the development of the chip are represented with their RTL view. The functional simulation depends on the test inputs in design. clk and reset are used for the synchronization. Figure  3 shows the RTL view, internal schematics and model simulation for the encryption logic. In the simulation reset = "1", clk is used for synchronization and then run. The rising edge of clock pulse is applied to check the results on the rising edge of applied clock pulse with 50% duty cycle. Again reset = "0", same clk is used for synchronization. Select the text value and then force. 
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VII. Conclusion
The hardware chip implementation of TACIT logic for encryption and decryption is done in Xilinx 14.1 and functional simulated in Modelsim 10.1 b. The TACIT logic has proven best result in comparison to the other techniques available for encryption and decryption. The design is developed for the "N" bits key value and "N" bits block size. The functional simulation is done for the different text size and key values. The code is synthesized for "N" bits data size on Sparten-3E FPGA.
